Full solder joint at every populated THT pad, read from KiCad
Build PCM package / build (push) Successful in 8s
Build PCM package / build (push) Successful in 8s
No size-threshold guessing: whether a hole is a via or a THT pad already comes from KiCad (board.get_vias vs drilled board.get_pads). Every populated THT pad of the net now carries the complete joint the contacts got: solder-filled barrel, average-thickness coat over a pad-diameter disc on the outer layers, and the protruding-lead cone on the side opposite its owning footprint. The footprint side and the Do-not-populate flag are read from KiCad (footprint pads store absolute positions, so owner lookup is an exact (x, y, number) map); DNP pads stay plating-only with no joint. Contact pads are deduplicated by barrel center so their cone/coat is never applied twice. Barrels are now gathered in single-layer runs too: via rings and drill mouths perforate a lone plane, THT joints stiffen it locally. ViaLink gains solder_filled + protrusion_side (legacy dumps load with the old every-THT-pad-filled semantics). Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
This commit is contained in:
@@ -85,11 +85,18 @@ SWIG API. Requires KiCad **10.0.1+**.
|
||||
only affects in-plane conduction across outer-layer mouths. Sub-cell
|
||||
mouths scale their cells' sheet conductance by the true covered
|
||||
fraction (4×4 supersampling), so coarse grids see the correct small
|
||||
perturbation instead of a whole-cell hole. THT-pad copper and drills
|
||||
remain outside the model, but THT-pad **barrels are solder-filled**
|
||||
(a soldered component lead): the solder core (SAC305) conducts in
|
||||
parallel with the plating annulus. At f > 0 the thickness scaling is
|
||||
applied multiplicatively to the skin-corrected sheet conductance
|
||||
perturbation instead of a whole-cell hole. Barrels are gathered in
|
||||
**single-layer runs too** (drill mouths perforate a lone plane).
|
||||
THT-pad copper and drills remain outside the model, but every
|
||||
**populated THT pad** of the net carries its full **soldered
|
||||
joint**: a solder-filled barrel (SAC305 core in parallel with the
|
||||
plating), the average-thickness solder coat over a pad-diameter disc
|
||||
on the outer layers, and the protruding-lead cone on the side
|
||||
opposite its footprint (see barrel contacts below). Whether a hole
|
||||
is a via or a THT pad, the owning footprint's side, and its **Do not
|
||||
populate** flag are all read from KiCad — DNP pads stay plating-only
|
||||
with no joint. At f > 0 the thickness scaling is applied
|
||||
multiplicatively to the skin-corrected sheet conductance
|
||||
(approximation). Per layer a barrel attaches to
|
||||
the fill cell under it, or to the nearest copper cell within the pad
|
||||
footprint plus one grid cell — fills joined by **thermal-relief
|
||||
|
||||
Reference in New Issue
Block a user